An Efficient NB-LDPC Decoder Architecture for Space Telecommand Links
نویسندگان
چکیده
In the framework of error correction in space telecommand (TC) links, Consultative Committee for Space Data Systems (CCSDS) currently recommends short block-length BCH and binary low-density parity-check (LDPC) codes. Other alternatives have been discarded due to their high decoding complexity, such as non-binary LDPC (NB-LDPC) NB-LDPC codes perform better than counterparts over AWGN jamming channels, being great candidates communications. We show feasibility coding TC applications by proposing a highly efficient architecture. The proposed decoder is implemented (128,64) code GF(16) design particularized space-certified Virtex-5QV FPGA. results prove that an alternative outperforms standardized LDPC, with gain 0.7 dB at reasonable implementation cost. Given maximum rate recommended CCSDS 2 Mbps, architecture achieves throughput 2.03 Mbps using only 9615 LUTs 5637 FFs (no dedicated memories are used). addition, this suitable any regular (2,4) independently H matrix, allowing flexibility choice code. This brief places excellent future versions uplink standard.
منابع مشابه
An Area-efficient Half-row Pipelined Layered LDPC Decoder Architecture
This paper presents an area-efficient halfrow pipelined layered low-density parity check (LDPC) decoder architecture for IEEE 802.11ad applications. The proposed decoder achieves a good tradeoff between throughput and area because of its ability to overcome the low-throughput bottleneck in conventional half-row decoders and the highcomplexity bottleneck in fully parallel decoders. Synthesis res...
متن کاملHigh-Throughput and Memory Efficient LDPC Decoder Architecture
Low-Density Parity-Check (LDPC) code is one kind of prominent error correcting codes (ECC) being considered in next generation industry standards. The decoder implementation complexity has been the bottleneck of its application. This paper presents a new kind of high-throughput and memory efficient LDPC decoder architecture. In general, more than fifty percent of memory can be saved over conven...
متن کاملHardware Architecture for Modified Sequential LDPC Decoder
Iterative decoding of Low Density Parity Check (LDPC) codes using the Parity Likelihood Ratio (PLR) algorithm have been proved to be more efficient compared to conventional Sum Product Algorithm (SPA). However, the nature of PLR algorithm tends to put numerious pieces of data to this decoder and perform computation intensive operations, which is a major challenge for building a practical real-t...
متن کاملAn LDPC Decoder Architecture for Wireless Sensor Network Applications
The pervasive use of wireless sensors in a growing spectrum of human activities reinforces the need for devices with low energy dissipation. In this work, coded communication between a couple of wireless sensor devices is considered as a method to reduce the dissipated energy per transmitted bit with respect to uncoded communication. Different Low Density Parity Check (LDPC) codes are considere...
متن کاملEfficient VLSI Parallel Implementation for LDPC Decoder
Iterative decoding of Low Density Parity Check (LDPC) codes using the Parity Likelihood Ratio (PLR) algorithm have been proved to be more efficient compared to conventional Sum Product Algorithm (SPA). However, the nature of PLR algorithm tends to put numerious pieces of data to this decoder and perform computation intensive operations, which is a major challenge for building a practical real-t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems Ii-express Briefs
سال: 2021
ISSN: ['1549-7747', '1558-3791']
DOI: https://doi.org/10.1109/tcsii.2020.3034392